Abstract:
It was proposed to use the hardware accelerators for analysis and data processing in the systems of logic control on a chip including the interacting processor system, memory, and configurable logic components. The data processing expected execution of operations over the sets of elements each of which can be activated by software and realized in the hardware in parallel networks admitting, if necessary, pipeline processing. New methods of design and use of the sorting and search networks were proposed, and the results of their theoretical and experimental comparison with the existing networks were presented.
Keywords:
data processing, search networks, hardware accelerators, firmware systems.
Citation:
V. Sklyarov, I. Skliarova, “Data processing in the firmware systems for logic control based on search networks”, Avtomat. i Telemekh., 2017, no. 1, 121–136; Autom. Remote Control, 78:1 (2017), 100–112
\Bibitem{SklSkl17}
\by V.~Sklyarov, I.~Skliarova
\paper Data processing in the firmware systems for logic control based on search networks
\jour Avtomat. i Telemekh.
\yr 2017
\issue 1
\pages 121--136
\mathnet{http://mi.mathnet.ru/at14661}
\mathscinet{http://mathscinet.ams.org/mathscinet-getitem?mr=3664692}
\elib{https://elibrary.ru/item.asp?id=28317451}
\transl
\jour Autom. Remote Control
\yr 2017
\vol 78
\issue 1
\pages 100--112
\crossref{https://doi.org/10.1134/S0005117917010088}
\isi{https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=Publons&SrcAuth=Publons_CEL&DestLinkType=FullRecord&DestApp=WOS_CPL&KeyUT=000394180700008}
\scopus{https://www.scopus.com/record/display.url?origin=inward&eid=2-s2.0-85011838845}
Linking options:
https://www.mathnet.ru/eng/at14661
https://www.mathnet.ru/eng/at/y2017/i1/p121
This publication is cited in the following 5 articles:
Valery Sklyarov, Iouliia Skliarova, Irbulat Utepbergenov, 2021 IEEE 15th International Conference on Application of Information and Communication Technologies (AICT), 2021, 1
I. Skliarova, V. Sklyarov, “Architectures of fpga-based hardware accelerators and design techniques”: Skliarova, I Sklyarov, V, Fpga-Based Hardware Accelerators, Lecture Notes in Electrical Engineering, 566, Springer, 2019, 39–67
Sklyarov V., Skliarova I., “Network-Based Priority Buffer”, 2017 5Th International Conference on Electrical Engineering - Boumerdes (Icee-B), Mediterranean Conference on Control and Automation, IEEE, 2017, 939–944
Sklyarov V., Skliarova I., “Network-Based Priority Buffer”, 2017 5Th International Conference on Electrical Engineering - Boumerdes (Icee-B), IEEE, 2017
Valery Sklyarov, Iouliia Skliarova, 2017 5th International Conference on Electrical Engineering - Boumerdes (ICEE-B), 2017, 1